



# 112 Gbps Electrical Interfaces: Does rate drive architecture or does architecture enable rate? Nathan Tracy, Technologist



**EVERY CONNECTION COUNTS** 



PRODUCTS MANUFACTURED ANNUALLY

**INDUSTRIAL** 

Defense & Marine. Medical, Energy

Industrial, Aerospace,

Automotive, Industrial & Commercial Transportation, Sensors, **Application Tooling** 



# **Presentation Outline**

- Introduction Why higher rates?
- Challenges of going to higher rates
- What are the electrical channels and architectures being addressed?
- Impairments...and....Improvements
- Case Study: Considering Impedance, Skew and Reflections
  - Skew Impact on S<sub>dd21</sub> & S<sub>cd21</sub>
  - Mating Zone Reflections
  - Measured results of 112 Gbps Copper Cable
    - Impact of skew and reflections
  - Measured results of 112 Gbps Chip-2-Module
    - Impact of skew and reflections
- Conclusions







SerDes Bandwidth

**120** 30 15

12 TBPS

**Aggregate SerDes Bandwidth** 

250

63 31

25 TBPS

125 63

50 TBPS

25 Gbps per Lane50 Gbps per Lane

100 Gbps per Lane

60 15 8

6 TBPS

Introduction: Why 100G? 100 Gbps rate enables reasonable port counts and aligns with roadmaps Number of Ports by Lane Rate and

# d 500 40 Gbpa



Merchant Silicon – Data Center Switching: Total SERDES Shipments



650 GR



Charts used with the permission of 650 Group, LLC, Apr 2019

Count

Port

30 8

3 TBPS

# Effect Of Data Rate on Reach (considering loss only)



- Looking at loss per 0.5m length
- New materials help us at each new data, but now the materials are changing (from PCB to cable)
- Brings a new set of challenges



# But at 100 Gbps, We Have To Worry About More Than Loss

Consider two 100 Gbps 28dB loss channels, one clean and one with additional impairments:



Now consider the same level of channel impairments at 25 Gbps:

We added more length to get 30dB of loss at 28 Gbps



Surprisingly, channel 2 has good COM performance

Attention to detail on the signal integrity design of every element in the channel is going to be critical at 100 Gbps



# What Electrical Channels?



| CEI-112G-MCM | 3D Stack 2.5D Chip-to-Chiplet                          |   | CNRZ-5: up to 25mm package substrate<br>No equalization/FEC<br>Minimize power (pJ/bit)                     |
|--------------|--|---|--|
| CEI-112G-XSR | 2.5D Chip-to-OE Chip to Nearby Optics Engine           |   | PAM4: up to 50mm package substrate<br>6-10 dB at 14GHz<br>Lite FEC, Rx CTLE                                |
| CEI-112G-VSR | Chip Chip Chip to Module                               | I | PAM4: 12-16 dB at 14GHz<br>FEC to relax BER to 1e-6<br>Multi-tap Tx FIR and Rx CTLE + multi-tap FFE or DFE |
| CEI-112G-MR  | Chip Chip Chip<br>Chip-to-Chip & Midplane Applications |   | PAM4: 20dB at 14GHz<br>FEC to relax BER to 1e-5<br>Multi-tap Tx FIR and Rx CTLE + multi-tap FFE or DFE     |
| CEI-112G-LR  | Chip Chip Chip<br>Backplane or Passive Copper Cable    | I | PAM4: 28-30dB at 14GHz<br>FEC to relax BER to 1e-4<br>Multi-tap Tx FIR and Rx CTLE + multi-tap FFE or DFE  |

PAM4 modulation scheme becomes dominant in OIF CEI-112 Gbps interface IA One SerDes core might not be able to cover multiple applications from XSR to LR For short reach applications, simpler and lower power equalizations are desired



## CEI-112G-MCM (Die to Die for massive bandwidth)





trace to optics

# CEI-112G-XSR (Die to Die with pair orientation)

#### **Front Plate Pluggable Optics**



Faceplate pluggable transceivers

**Co-Packaged Optics** 



Faceplate passive optical connectors

Mount optical engines directly on switch silicon package, replace long lossy traces to pluggable optics Reduced SerDes power for significant power savings and enable higher bandwidth density



# CEI-112G-VSR Channels (Chip to Module links)



Desire to support many faceplate optical and copper cable modules connected to a high bandwidth switch chip Number of modules determines the PCB trace length between the silicon and the modules Strong desire to have a single SerDes that can drive optical modules and passive copper cables At 112Gbps, it may be impossible to have a common channel for both optics and copper cables



## Loss Discussions for 100 Gbps (all numbers are "placeholders")



- IEEE is discussing a limit of 28dB for cable assembly channels to achieve 2m length
- Loss required on the host portions of the channel for copper cables is on the order of approx. 7dB
- 7dB on the host is too low for chip to optical module links on a 32 port line card, something more like 15 dB will be required
- Therefore, it is possible that we won't be able to have a "common" port that works for both optical and copper



# Host PCB Configurations to Enable a Common Port



• Retimers, flyover style cables and further PCB improvements may enable equipment designs to restore ports to being "common" for optics and copper cables



# VSR Channel, Modeled and Measured With 50 Gbps Connector, Modeled With 100 Gbps Connector Improvements





Note: Measured channel includes second set of vias to test point, modeled channels do not include the second set of vias.



Bot Row RL from Module (SDD22) - Layer 15, 12mil Vias



IL(Bot Row) - PSFEXT (Bot Row Victim) 5 Aggressors



freq, GHz



## CEI-112G-LR Channels (Backplane or "line card to line card" channels)



Long Reach Channel (Backplane)



# Comparison of Insertion Loss for Backplane Applications



#### Differential Insertion Loss

#### Direct Plug Orthogonal Backplane:

Two 9 inch daughter cards; 18 inches total reach

#### Cabled Backplane:

Two 6 inch daughter cards plus 1m 30AWG cable; 52 inches total reach

#### Conventional Backplane:

Two 6 inch daughter cards plus 16 inch backplane; 24 inches total reach







Conventional backplanes create challenging channels due to high loss, thick backplanes result in noise from plated through-holes and via stubs so they are not anticipated to be highly deployed in 100 Gbps applications



# **Orthogonal Backplane Channel**



- 18" PCB Trace Total
  - 9" Trace per board
  - 6/6/6 trace geometry
  - Meg7N Laminates
  - HVLP Foils
- 140mil (3.56mm) Thick PCBs
  - Victim pair uses layer 2 routing
  - Victim pair: 15mil Stub w/ Shallow EON Technology
  - Aggressor Pairs are thru board to bottom layer
- Next-Gen STRADA Whisper Connector Model
  - Direct-Plug Orthogonal
  - Stub resonance has been addressed
  - Additional noise control features



## **Orthogonal Backplane Channel Results**





Orthogonal Backplane Channel Crosstalk

Pin Configuration and File Format



- Pair G11/12 is the central victim pair.
- Near-End and Far-End Crosstalk available in a typical TX/RX Pattern
- 0-60GHz in 10MHz steps



## **Cabled Backplane Channel**



- 12" PCB Trace Total
  - 6" Trace per Board
  - 6/6/6 Geometry
    - Meg7N Laminates
  - HVLP Foils
- 140mil (3.56mm) Thick Footprints
  - Victim pair uses layer 2 routing
  - Victim pair: 15mil stub w/ shallow EON technology
  - Aggressor Pairs are thru board to bottom layer
- Next-Gen STRADA Whisper Connector Model
  - Cabled header to R/A receptacle
  - Additional noise control features
  - Stub resonance addressed
- 1m Cable Length
  - 30AWG TurboTwin twinax cable



#### Cabled Backplane Channel Results





Cabled Backplane Channel Crosstalk

Pin Configuration and File Format



- Pair B5/6 is the central victim pair. Near-End and Far-End Crosstalk available in a typical TX/RX Pattern
- Test vehicle has 6 pairs, 3 more aggressors are added by symmetry
- 0-60GHz in 10MHz steps



# Case Study: Considering Impedance, Skew and Reflections

Looking at the 100 Gbps electrical interface for three popular form factors for pluggable optical modules and copper cables currently used on channels with 50Gbps PAM4 electrical signaling:



#### Mating Zone Impedance (Mating Zone Reflections)



- OSFP, lowest pad width-to-pitch ratio = 0.63
- 2D field solver used to calculate characteristic impedance of ONLY the mating pads acting as microstrip traces
- 10% reduction in pad width b/w QSFP28 & QSFP-DD
  - Yields 10 ohm improvement



| Form Factor | Impedance<br>(Ohms) |  |  |
|-------------|---------------------|--|--|
| QSFP28      | 82                  |  |  |
| QSFP-DD     | 92                  |  |  |
| OSFP        | 101                 |  |  |



#### Mating Zone Impedance (Mating Zone Reflections)

| Form<br>Factor | Modeled<br>Z <sub>o</sub> without<br>Rcpt (Ω) | Measured<br>Z <sub>diff</sub> with<br>Rcpt (Ω) | Δ  |
|----------------|---|--|----|
| QSFP28         | 82  | 72   | 10 |
| QSFP-DD        | 92  | 77   | 15 |
| OSFP           | 101   | 86   | 15 |

- Largest impact on mating interface impedance comes from contact lead-in and PCB pad stub from contact wipe





-OSFP - •QSFP-DD •••• QSFP28



#### Mating Zone Impedance (Mating Zone Reflections)



56 Gbps OSFP connector modified by reducing

contact lead-in (referred to as 112 Gbps

connector moving forward)





-

-

#### Skew Impact on S<sub>dd21</sub> & S<sub>cd21</sub>



- Skew inserted as phase delay
- Higher frequencies impacted more than lower frequencies as skew increases
- Skew impacts 112 Gbps channels more than 56 Gbps channels







#### Impact of Skew & Reflections, OSFP 112 Gbps Copper Cable, Test Set-up







#### Impact of Reflections, OSFP 112 Gbps Copper Cable, Measurement Results



| .0 m 30 AWG | 56  | -18.26 | -44.00 |
|-------------|-----|--------|--------|
| .5 m 28 AWG | 112 | -17.73 | -42.22 |
| .5 m 28 AWG | 56  | -19.41 | -41.31 |

- Measurement results shown for
  - 1.0m 30 AWG Tx8 lane
  - 1.5m 28 AWG Tx8 lane
- 112 Gbps connector improves differential insertion loss at higher frequencies
- Test fixture skew included in measurement results



Measured Channel w/ 56 Gbps Conn (Blue) Measured Channel w/ 112 Gbps Conn (Red)

#### Impact of Skew, OSFP 112 Gbps Copper Cable



Keysight is a trademark of Keysight Technologies Inc.

#### Impact of Skew & Reflections, OSFP 112 Gbps Copper Cable, COM Calculation

- COM calculated using Version 2.51 COM script developed for IEEE 802.3ck specification
- Results for 32 lanes (Tx7 & Tx8 lanes/30 & 28 AWG/ 56 & 112 Gbps Connector/ 0, 3, 6, and 9 ps added skew)
- Failures for COM Case 2, 56 Gbps conn w/ 9 ps of skew & 2 instances of 112 Gbps conn w/ 9 ps of skew
- Channels with increased differential insertion loss exhibit lower COM value
- Minimizing mating zone reflections made channels more tolerant of skew





#### Impact of Reflections, OSFP 112G VSR (Chip-2-Module ) Channel





PSXT

-47.74

-48.90



freq, GHz

- 8.5" of 5.3-6.45-5.3 diff traces on host
- 1.5" of 6.3mil SE traces on module
- MEGTRON 7N HVLP material used
- Host uses 12mil differential vias down to a Layer 15 route-out





Conn

112

56

Results at 26.56 GHz

S<sub>dd21</sub>

-15.61

-16.51

#### Impact of Skew, 112G VSR (Chip-2-Module) Channel



Keysight Technologies Inc.

#### Impact of Skew & Reflections, 112G VSR (Chip-2-Module), COM Calculation

- COM calculated using Version 2.41 COM script developed for IEEE 802.3ck specification
- Results for 8 lanes (56 & 112 Gbps Connector/ 0, 3, 6, and 9 ps added skew)
- All instances pass COM Case 2
- Unlike copper cable channel, C2M does not exhibit differential insertion loss sensitivity



## Conclusions

- As we look to 112 Gbps performance, reach is a critical factor
- Architectural changes can enable reach, including cables replacing PCB traces and orthogonal chassis
- Two of the main drivers in extending reach are skew and mating zone reflections
- Skew, differential insertion loss, and mode conversion are interrelated
- If mating zone reflections can be minimized, a channel can be more tolerant of skew from a differential insertion loss standpoint
- Minimizing both skew and mating zone reflections are strong drivers in being able to maximize channel reach for 112G.
- Focusing on the SI design details of every circuit element is critical at 100 Gbps.

