A Practical Guide to Signal Integrity: From Simulation to Measurement

Keysight Technologies

2018.1.31

Mike Resso, Signal Integrity Applications Scientist


Tim Wang Lee, Signal Integrity Application Scientist



1.02415


Signal Integrity Is All Around Us


Transmitter



Channel











Signal Integrity in Digital Communication Channel



Guide to Signal Integrity in Simulation and Measurement





Understand Signal Integrity Analyses with a Case Study

The case of the failing virtual channel

2

3


Simulate the channel

Find the root cause of degradation

Explore design solutions




Essential Signal Integrity Analyses in Simulation




.25

Essential Signal Integrity Analyses in Simulation




7

Essential Signal Integrity Analyses in Measurement



Essential Signal Integrity Analyses in Measurement



Understand Signal Integrity Analyses with a Case Study

The case of the failing virtual channel

2

3

Simulate the channel


Find the root cause of degradation

Explore design solutions

10




Use Eye Diagram Simulation to Evaluate a Channel



Construct Eye Diagram From PRBS

PRBS: Pseudo-Random Binary Sequence


By sending PRBS, we are testing how the channel affects all the possible transmitted data pattern. **PRBSX:** The 2^x-1 pseudo-random binary sequence combines every permutation of x bits.





time (psec)


Partition PRBS Pattern by Unit Intervals






time (nsec)

Overlay Partitioned PRBS Slices to Create the Eye



Closed Eye at the Receiver: Signal Integrity Problem



Understand Signal Integrity Analyses with a Case Study

The case of the failing virtual channel

2


3

Simulate the channel

Find the root cause of degradation

Explore design solutions

Use S-parameters to Investigate the Channel




S₁₁ (Port 1 excited by port 1)


- Reflection coefficient
- Return loss

Signal Integrity Convention: $RL(dB) = 20\log|S_{11}|$ $IL(dB) = 20\log|S_{21}|$



Use Mixed-mode S-parameters for Differential Channels






KEYSIGHT TECHNOLOGIES

Important Mixed-mode S-parameters

S
DD11Differential response at port 1, excited
by Differential input at port 1.


 S_{DD11} Related to differential return loss. S_{DD21} Related to differential insertion loss. S_{CD21} Mode-conversion: EM generation. S_{DC21} Mode-conversion: EM susceptibility.






KEYSIGHT TECHNOLOGIES 21

First Glimpse of the Virtual Channel






Cross-section of the Microstrip Differential Pair



Single-ended Microstrip Impedance Rule of Thumb: W/H = $2 \rightarrow Z = 50$ Ohm Because of solder mask, we expect: differential impedance <100 Ohm




Cross-section of the Stripline Differential Pair



Single-ended Microstrip Impedance Rule of Thumb: $0.8 < W/H < 1 \rightarrow Z \sim 50 \text{ Ohm}$


We expect: differential impedance ~100 Ohm





Structure	3-inch microstrip	Via	3-inch stripline
Estimated Loss (dB at Nyquist)			
Impedance (Ohm)	<100		~100






Date Rate: 32 Gbps Nyquist Frequency: 16 GHz Estimated Loss: ~ 0.1 dB/in/GHz

Structure	3-inch microstrip	Via	3-inch stripline
Estimated Loss (dB at Nyquist)			
Impedance (Ohm)	<100		~100






Date Rate: 32 Gbps Nyquist Frequency: 16 GHz Estimated Loss: ~ 0.1 dB/in/GHz

Structure	3-inch microstrip	Via	3-inch stripline
Estimated Loss (dB at Nyquist)	5 dB		5 dB
Impedance (Ohm)	<100		~100







Date Rate: 32 Gbps Nyquist Frequency: 16 GHz Estimated Loss: ~ 0.1 dB/in/GHz

Structure	3-inch microstrip	Via	3-inch stripline
Estimated Loss (dB at Nyquist)	5 dB	small	5 dB
Impedance (Ohm)	<100	?	~100






Simulate Only the Transmission Lines



Via Structure Consists of Transmission Line




Data rate: 32 Gbps Nyquist: 16 GHz Bandwidth: 5*16 = 80 GHz Wavelength: 6 in/nsec/80 ~ 75 mil

75 mil

Transmission line:

Voltages and currents vary in magnitude and phase over physical length.


Impedance Discontinuity Creates Reflection in TLine





What Can Reflected Waves Do?

Transmission line stub




Top View




33

Wave Propagation Path Not Through Stub



Wave Propagation in the Stub Direction



Quarter-wave Stub Resonance Minimizes Transmission

Len = $\frac{\lambda}{\Lambda}$


Quarter-wave stub resonance

At frequency where the physical length if the stub is a quarter of a wave length, it seems like nothing is being transmitted (virtual short).




 $\Gamma = 1$


Transmission Line Resonance Example




The Stub Is a Possible Root Cause of Degradation



Perform Consistency Test with TDR Impedance Plot




Expectation of Impedance Profile Before Simulation



Estimated Delay (FR4): 6 in/nsec

Structure	3-inch microstrip	Via	3-inch stripline		
Round Trip Delay (nsec)		Small			
Impedance (Ohm)	<100	?	~100		







Structure	3-inch microstrip	Via	3-inch stripline			
Round Trip Delay (nsec)	1	Small	1			
Impedance (Ohm)	<100	?	~100			



Examine Via Structure to Estimate Impedance




Low Impedance Shown in TDR is Consistent





Via Stub is The Root Cause of Eye Closure



KEYSIGHT TECHNOLOGIES

time, nsec

. 44

Understand Signal Integrity Analyses with a Case Study

The case of the failing virtual channel

3


Simulate the channel

Find the root cause of degradation

Explore design solutions




Solution 1: Remove Stub with Back-drilling





Solution 2: Add Equalization at the Receiver




Decision Feedback + Equalization


But... How many taps?



Use Single Pulse to Identify Number of Taps Needed




Select Number of Taps for Decision Feedback Equalization




KEYSIGH1 TECHNOLOGIES

Decision Feedback Equalization in Time Domain




Solution 2: Add Equalization at the Receiver




KEYSIGHT TECHNOLOGIES

Eye Mask Comparison Before and After DFE



Understand Signal Integrity in the Ideal World


The case of the failing virtual channel




ADS Essential Signal Integrity Analysis Demo





PCIe Example: Simulate a Differential Channel




PCIe Example: Simulate a Differential Channel

















KEYSIGHT TECHNOLOGIES

			Ca	libr	atic	on		De-embedding									
Objectiv	/e																
Target															P		
Reference Structur																	
Techniqu	Ies																
												10 11					
				18 18									2 2	10 13			
										6					- 6		

	Calibration	De-embedding
Objective	Move refe	rence plane
Target		
Reference Structures		
Techniques		

				25			-			12		125			19		
		Calibration									De-embedding						
Objecti	ive					Μο	ve r	ce p	olan	e							
Targe	et	Instrument								Measurement							
Referer Structu																	
Techniq	ues																
		•											1 1				
		2) 11			0. 			130 130								6	

TECHNOLOGIE:

	Calibration	De-embedding				
Objective	Move referer	nce plane				
Target	Instrument	Measurement				
Reference Structures	 Short, Open, Load, Thru (SOLT) Thru, Reflect, Line (TRL) Thru, Reflect, Match (TRM) 	 2x Thru 1x Open, 1x Short				
Techniques	Mechanical CalibrationElectronic Calibration	Automatic Fixture RemovalMeasurement-based Model				

Measurement Setup and Default Reference Plane

Reference Plane




DUT



Calibration Moves the Instrument Reference Plane



Calibration








Measure Device Under Test Through Fixtures



Reference Plane











De-embedding Moves the Measurement Reference Plane



PLTS Rapid Testing Demo



Rapid Channel Testing with IBIS-AMI







. 71

Channel Before and After Equalization


FAIL






PASS

KEYSIGHT



KEYSIGHT TECHNOLOGIES


Resources



Physical Layer Test System (PLTS) 2019: <u>www.keysight.com/find/plts</u> Digital Interconnect Test System: <u>www.keysight.com/find/diref</u> Free Signal Integrity Book: <u>www.keysight.com/find/RessoBook</u>



Establish a Robust Signal Integrity Measurement and Simulation Workflow https://connectlp.keysight.com/DesignConKEF2018



Advanced Design System (ADS) 2019: http://www.keysight.com/find/ads YouTube Video: https://youtu.be/mpyMWuVrKKc Workspace Download:

