Keysight/ADS Workshop

Power Integrity Target Impedance Says it All, Power Delivery is AC not

Heidi Barnes, (Keysight Technologies)





SPEAKER Heidi Barnes



Senior Application Engineer SI, PI, and EMI, Keysight Technologies Heidi_barnes@keysight.com

Heidi Barnes is currently the Power Integrity Product Owner for High-Speed Digital applications in the Design Engineering Software Group of Keysight Technologies. Her recent activities include the application of electromagnetic, transient, and channel simulators to solve signal and power integrity challenges. Author of over 20 papers on SI and PI, active member in developing the new IEEE P370 Standard involving interconnect S-parameter quality after fixture removal, and recipient of the DesignCon 2017 Engineer of the Year. Heidi graduated from the California Institute of Technology in 1986 with a bachelor's degree in electrical engineering.





Power Delivery for Digital Loads is AC not DC!







Power Rail Noise Ripple is Not Intuitive



DesignCon 2020 A Method for Dynamic Load Current Testing with a Benchtop Power Supply Heidi Barnes, Keysight Technologies heidi_barnes@keysight.com Jack Carrel, Xilinx jackc@xilinx.com Steve Sandler, PICOTEST.com





Agenda

• Why Flat Impedance is the Design Goal

- Worst case PDN noise ripple is not intuitive
- How to Measure Power Rail Impedances in the Micro-Ohms
 - 2-Port Shunt Impedance where Z_{DUT} is a function of S21
- What is Wrong with Capacitor Vendor Data
 - Vendor data for capacitor ESL typically includes mounting inductance which needs to be removed for connecting to EM simulations.





Power Integrity Starts with Target Impedance







Using Impedance to Find Worst Case Power Rail Ripple

VRM = Low Pass Series R-L

Capacitors = Band Pass Series C-R-L

Package/Die = High Pass R-C







PI Ecosystem Simulation: VRM + PCB PDN + Load







14th Annual Central PA Center for Signal Integrity Symposium



Worst Case Power Rail Noise Ripple







Why GaN is So Exciting for Power Delivery

....not just the size



 $C_{Flat} = \frac{L_{VRM}}{R_{Target}^2}$

Maintaining a 0.1Ω maximum PDN impedance up to 2MHz requires 80uF for a RH117 and NO output cap for the eGaN regulator.

3.9nH is nearly equivalent to the ESL of a tantalum capacitor







Root Cause of Ringing on the Power Rail

Parallel inductance can resonate with the decoupling capacitance







Natural Step Response vs. Forced Response

A 2 Amp change yields 3 different responses

KEY TAKE AWAY

Watch the YouTube video "How to Design for Power Integrity: Finding Power Delivery Noise Problems"

Finding	Power Deliv	ery Noise P	roblems	Pointer	r Autor of Power Entegrity A McGrae-Hill	25
Kaya 'Ho	ent Eesof EDA w to" Video				publication	9
լիրիրի	hhhh	dddaa	նենեն	hhh	hlada	
					d.	DOWNLOAD YOUR NEXT

Step natural $\Delta V = \Delta I \cdot \sqrt{\frac{L}{C}} \cdot e^{\frac{-\pi}{4Q}} = 39mVpk$ Sine forced $\Delta V = \Delta I \cdot \frac{L}{C} \cdot \frac{Q}{2} = 123 mV pk$ **Square forced** $\Delta V = \Delta I \cdot \sqrt{\frac{L}{C} \cdot \frac{2Q}{\pi}} = 157 mV pk$







Why Lower ESR is Not Good, It Must be Matched



GND

Xilinx Zynq UltraScale+ XCZU7EV-2FFVC1156 MPSoC





cim

CND

14th Annual Central PA Center for Signal Integrity Symposium

cim



CND

FPGA Package/Die Model Connected to the PCB PDN







FPGA Package/Die, PCB PDN EM, and Capacitor Models are Critical

Impedance measurements did not see the resonance at 30 MHz!



- Decoupling capacitors dominate the impedance of the VCCINT PDN.
- Measurements with VCCINT are only accessible on the bottom side of the FPGA and include the via inductance.
- PIPro PDN EM model with package/die (CPM) in ADS schematic accurately predicts impedance peak that measurement could not see.



Simulation Shows 30 MHz Toggling has More Noise

Lower frequency and lower current has higher noise

Higher frequency and higher current has less noise







Flat Impedance Design Provides Bigger Margins







Remember

- Parallel L and C resonate in the time domain but are easier to find as impedance peaks in the frequency domain.
- Flat impedance minimizes the noise ripple by reducing the dynamic currents.
- Flat impedance is matched impedance with the simple rules of thumb based on $Z_0 = \sqrt{\frac{L}{C}}$

 $C_{Flat} = \frac{L_{VRM}}{R_{Target}^2}$

Individual Source Impedance VRM, PCB PDN, and Package+Die



14th Annual Central PA Center for Signal Integrity Symposium



 $L_{PCB} = C_{Pkg} * R_{Target}^2$

Agenda

- Why Flat Impedance is the Design Goal
 - Worst case PDN noise ripple is not intuitive
- How to Measure Power Rail Impedances in the Micro-Ohms
 - 2-Port Shunt Impedance where Z_{DUT} is a function of S21
- What is Wrong with Capacitor Vendor Data
 - Vendor data for capacitor ESL typically includes mounting inductance which needs to be removed for connecting to EM simulations.





Parallel Capacitors Increase C and Decrease L and R





EM Simulation with PIPro





14th Annual Central PA Center for Signal Integrity Symposium



EM Models Capture Real World Parasitics – Parallel Caps







EM Models Capture Real World PCB Parasitics Z_{vrm} \neq Z_{load}

100.0 ADS At the Load 10.00 **EM Model** Impedance, Ohms At the VRM 1.000 **EM Model** 100.0m At Load and VRM Lumped SPICE 10.00m-100.M 10.0k 100.k 1.00M 10.0M 500.M freq, Hz

Z at Load vs. Z at VRM

Capacitor Loading by the Decade

	С	ESR	ESL
C1	1 uF	7 mΩ	300 pH
C2	0.10uF	15 mΩ	300 pH
С3	0.01uF	30 mΩ	300 pH
C4	0.001uF	100 mΩ	300 pH
C5	100pF	200 mΩ	300 pH





14th Annual Central PA Center for Signal Integrity Symposium



2-Port Shunt Impedance





14th Annual Central PA Center for Signal Integrity Symposium



Increase Port Impedance Shift the Measurement Range



$$S21 = \frac{2 \cdot Z_{DUT}}{2 \cdot Z_{DUT} + Z_{ref} + R_s}$$

Series Resistor	Min Z	Max Z
200Ω	5 mΩ	1.125kΩ
450Ω	10 mΩ	2.25kΩ
499Ω	11mΩ	2.48kΩ
950Ω	20 mΩ	4.5kΩ



Measurement Range





14th Annual Central PA Center for Signal Integrity Symposium



Mounting Inductance Measured with Short to Ground



Harrisburg



Keysight Technologies

TECHNOLOGIES

2-Port Shunt Impedance Setup Example







Port 2



14th Annual Central PA Center for Signal Integrity Symposium



2-Port Shunt Impedance Browser Probe



Keysight E5061B and the Picotest P2102 Probe



SOL Calibration

Courtesy of Benjamin Dannan and Steve Sandler



14th Annual Central PA Center for Signal Integrity Symposium



Avoiding Ground Loops between Port 1 and Port 2

High Frequency 5Hz to 3GHz S-parameter Ports

Simple response thru calibration with the two soldered together cables before attaching to the DUT.

Two 50 Ohm Coax Cables Soldered together at the DUT









VNA Tool Options for 2-Port Shunt Z: PLTS Can Help



arameter Format Selection	×
Parameter 🖲 Equation	
Upper Standard Deviation	
Mean	
Lower Standard Deviation	
Impedance with Series-Through Method	
Impedance with Shunt-Through Method	1
	-
New Plot New Trace	
	D
💥 Par 💻 DU 🔛 DU 🔀 Par 🗸	Dat

Python Equations:

- a. For the <u>Series-through</u> method of measuring a power plane $Z_{DUT} = (50x2) \times ((1-S_{21})/S_{21})$
- b. For the <u>Shunt-through</u> method of measuring a power plane

 $Z_{DUT} = 50 \times S_{21} / (2 \times (1-S_{21}))$

Five Power Integrity formats: |Z|: impedance magnitude |Zi|: impedance imaginary magnitude

- Z_{\emptyset} : impedance angle
- Q : quality factor
- D : dissipation factor



Show LC Values for Power Integrity Measurements



The button "Show LC Values" locates in right click menu. The button only works for the new five impedance formats.





Remember

- Parallel L and C resonate in the time domain but are easier to find as impedance peaks in the frequency domain.
- Flat impedance minimizes the noise ripple by reducing the dynamic currents.
- Flat impedance is matched impedance with the simple rules of thumb based on $\frac{1}{L}$

$$C_{Flat} = \frac{L_{VRM}}{R_{Target}^2} \qquad \qquad L_{PCB} = C_{Pkg} * R_{Target}^2$$





Agenda

- Why Flat Impedance is the Design Goal
 - Worst case PDN noise ripple is not intuitive
- How to Measure Power Rail Impedances in the Micro-Ohms
 - 2-Port Shunt Impedance where Z_{DUT} is a function of S21
- What is Wrong with Capacitor Vendor Data
 - Vendor data for capacitor ESL typically includes mounting inductance which needs to be removed for connecting to EM simulations.





Capacitors Have Series L and Series R







Adding Decoupling Capacitors to Reduce L



Surface Mount Capacitors with the Lowest L





14th Annual Central PA Center for Signal Integrity Symposium



Ground Vias and PCB Stack-up Reduce Inductance



Keysight Technologies

36

14th Annual Central PA Center for Signal Integrity Symposium

Harrisburg



How to Measure the Capacitor.....





14th Annual Central PA Center for Signal Integrity Symposium



Series R-L-C Model Doesn't Match the Measurement





14th Annual Central PA Center for Signal Integrity Symposium



Ceramic Capacitors Can be Modeled as Parallel Caps







After Tuning





PennState Harrisburg



Tantalum Capacitors Require a Different Model







Mounting Inductance Can be Added as R-L to Ground



Harrisburg



Keysight Technologies

TECHNOLOGIES

An Optimizer Avoids Tedious Hand Tuning and Guessing

MeasEqn cap_err cap_err=mag(cap_meas)-mag(cap_sim) cap_meas=cap_s21*25/(1-cap_s21)

GOAL

Goal OptimGoal1 Expr="cap_err" SimInstanceName="AC1" Weight=1 LimitName[1]="limit1" LimitType[1]="EqualTo" LimitMin[1]=0 LimitMax[1]=0



Optim Optim1 OptimType=Random MaxIters=1000 UseAllOptVars=yes UseAllGoals=yes GoalName[1]= SaveAllTrials=no





After Optimization

OPTIMIZER DETERMINED COMPONENT VALUES



FPGA Package/Die, PCB PDN EM, and Capacitor Models are Critical

Impedance measurements did not see the resonance at 30 MHz!



PennState

Harrisburg

- Decoupling capacitors dominate the impedance of the VCCINT PDN.
- Measurements with VCCINT are only accessible on the bottom side of the FPGA and include the via inductance.
- PIPro PDN EM model with package/die (CPM) in ADS schematic accurately predicts impedance peak that measurement could not see.



PCB PDN Model

Simulation vs. Measurement







Capacitor Models without Mounting Inductance







Measured Data Confirms the Simulated Results

Power Integrity is not intuitive! Simulation with measurement enables predictive models for design optimization and troubleshooting ©







Summary

- Flat impedance is the PI design goal!
- Learn how to make 2-port shunt impedance measurements to get good models, verify simulations, and debug noise problems.
- Beware of vendor capacitor models....avoid double counting the mounting inductance when used with EM models of the PCB.







History Lesson – The Transatlantic Cable Engineered design vs. Costly Debug/redesign



What is so hard about stringing a wire between the transmitter and the receiver?

Where was the SI Engineer in 1858?

Transatlantic telegraph cable

In 1858...signal quality declined rapidly, slowing transmission to an almost unusable speed. The cable was destroyed the following month when Wildman Whitehouse applied excessive voltage to it while trying to achieve faster operation.







Questions For Your Next Design

PI Engineers require simulation and measurement tools

1. Are your designs still leveraging decade capacitor values?

2. Are poor designs band-aided with added filters and more capacitors?

3. Where is the PI engineer?





PathWave ADS Simulates the Power Integrity Ecosystem



Harrisburg



Resources:

- H. Barnes, J. Carrel, S. Sandler, "A Method for Dynamic Load Current Testing with a Benchtop Power Supply" DesignCon 2020.
- Keysight sponsored "How to Design for Power Integrity" YouTube video series with Steve Sandler of Picotest: <u>http://www.keysight.com/find/how-to-videos-for-pi</u>
- Keysight PathWave ADS for Power Integrity: <u>https://www.keysight.com/us/en/products/software/pathwave-design-software/pathwave-ads-high-speed-digital-design.html</u>
- Picotest Power Integrity Measurement Test Accessories: <u>www.Picotest.com</u>
- Xilinx ZCU104 Evaluation Kit: https://www.xilinx.com/products/boards-and-kits/zcu104.html

Acknowledgements-

Co-collaborators Steve Sandler of Picotest and Jack Carrel of Xilinx





Thank you!

QUESTIONS?



14th Annual Central PA Center for Signal Integrity Symposium

